国产中文无码av每日更新在线观看, 亚洲天堂中文字幕一区二区三区免费, 国产口爆吞精在线观视频-黄色国产, 92福利-国内精品久久久久久99,亚洲成AV人A片不卡无码,浪潮AV无码专区,老熟女败火白浆,中文字幕日产av,色情日本免费看大片

崗位介紹

1. Work closely with process RD team to develop DRC/LVS for design readiness.

2. Provide customer support to world-wide leading design house.

3. Initial more innovation to continue optimize development efficiency.

4. Work closely with various departments (Physical design/integration/Device RD/Product/ESD) on their design requirements.

5. Work closely with EDA partner for tool qualification and methodology enhance.

在這個(gè)領(lǐng)域發(fā)光發(fā)熱，要具備：

1. Good knowledge of semiconductor FEOL/BEOL process and chip design concepts. Solid understanding of device physics, Layout design is a plus.

2. Knowledge of EDA partner (Mentor, Synopsys, Cadence, etc.) tools suite is a plus. Especially Laker /Virtuoso /Calibre.

3. Scripting and programming experience using several of the following: Perl, Python, C, C++, TCL, Skill.

4. Ability to work across teams to drive a solution, problem solver and self-motivated.

5. The ideal candidate will have experience in DRC/LVS development.

6. MS or above in EE, CS related fields.